|
- 200 Mbytes per second (max) input transfer rate via the front panel connector (TTL I/O transceivers)
- 200 Mbytes per second input transfer rate via the front panel connector (LVDS transceivers)
- 264 Mbytes per second PCI transfer rate in burst mode.
- A single board can interface to a wide variety of external high-speed devices.
- "Deep FIFO buffers" (up to 512 Kbytes) allow data bursts to be transferred over the PCI bus independent of transfers over the cable.
- 64-Bit data transfers on the PCI bus.
- On-board cable controller, FIFOs, and DMA engine provide for continuous data transfer capability.
- Data input/output clock rate up to 50 MHz
- Data input/output width of 32 bits
- 64-Bit, 66MHz PCI v2.2 compliant
- "Program-and-forget" DMA engine handles D64 transfers, also DMA Chaining
- Sample code, Vx Works©, Windows 98©, Windows 2000©, Windows XP©, Linux©, Lab VIEW©, and Windows NT© drivers are available
- Interrupts available upon DMA-completion, FIFO status, cable status, frame-valid and line-valid.
- External interrupt input line
- 7 bi-directional signals can be user defined and programmed by the factory to accommodate almost any handshaking protocol (Contact factory).
|
|